The LHCb experiment is a forward spectrometer experiment located at CERN, dedicated primarily to study CP violation and rare decays of beauty and charmed hadrons. The LHCb experiment will be upgraded during the current shutdown (2019-2020) to a trigger-less system reading out data at 40 MHz event rate. To cope with the higher data rates and increased occupancy, the LHCb sub-detectors including the VErtex LOcator (VELO) need to be upgraded. The VELO is a Si microstrip detector that surrounds the interaction region and performs highly precise track and vertex reconstruction. The microstrip sensors in VELO will be replaced by hybrid pixel sensors with 55 × 55 µm 2 pixels, that are bump-bonded to VeloPix ASICs. Module will be cooled by circulating evaporative CO 2 coolant through microchannels etched in the Si substrate that provides mechanical support to the module components. The detector modules will be enclosed within 250 µm thick RF foil to separate them from beam vacuum. Electrically working module prototypes have been built and rigorously tested at the assembly sites and at CERN SPS testbeam. This paper discusses the module components and design, electronic architecture, recent R&D results and the current status of the VELO upgrade.
Introduction
LHCb [1] (Figure 1 ) is an experiment that was designed to discover new physics through precise measurements of CP violation and rare decays of B and D mesons. It consists of various sub-detectors for charged and neutral particle detection. LHCb has been operational since 2009 and has been taking data from p-p collisions at an instantaneous luminosity of 4 ×10 32 cm −2 sec −1 . Till the end of LHC Run-2, it has accumulated about 9.6 fb −1 data. Its physics program has been highly successful. Still, many crucial analysis are statistically limited where the theoretical uncertainties are much smaller than the current experimental precision. The experiment is being upgraded to boost the luminosity to 2 ×10 33 cm −2 sec −1 and to collect upto 50 f b −1 data by the end of Run-4(in 2029). This will increase the analysis precision and may also help to constrain various new physics models. The hardware trigger will be replaced by a fully efficient software trigger having 40 MHz readout rate. Operating the detector at 40 MHz readout requires major upgrade in all the LHCb sub-detectors and the detector readout system. 
The Current VELO
The VErtex LOcator (VELO) [2] (shown in Figure 2 ) is the innermost sub-detector of LHCb. It consists of 42 modules consisting of semicircular Si microstrip detectors (300 microns thick, n + on n) arranged perpendicular to the beam along a length of ∼1m. The modules are placed in two retractable halves inside the LHC beam pipe separated from the beam vacuum by 300 µm thick RF foil. It has a corrugated shape which allows overlap between the 2 detector halves in stable beam position and also reduces the material traversed by the particles. The active Si lies just 8.2 mm away from the LHC beam. Each module consists of single sided radial (R) and azimuthal angle (φ ) measuring sensors mounted back-to-back on either side of a thermally conductive substrate. Each module thus measures a single R-φ space point. The sensors have a variable pitch. Evaporative CO 2 coolant circulates through stainless steel pipes that are embedded within the cooling blocks clamped to the base of the substrate. The sensors are read out via the Beetle ASICs [3] . Data readout is entirely analogue. Data from the ASIC are transmitted via analogue links through the vacuum feedthorough to the repeater boards. The data is then transmitted via 60m long differential link to the off-detector FPGA based readout board (TELL1) [4] . Pedestral subtraction, common mode corrections and clustering are performed on TELL1. The channel noise varies with strip pitch. Signal/noise ratio of ∼18-22 is maintained across all modules. The track finding efficiency of the current VELO is above 98 % and the impact parameter resolution is less than 35 microns for particles having transverse momentum > 1 GeV/c. Information about current VELO performance is available in [5] . [7] . The beam passes through the centre.
The VELO Upgrade
The VELO requires a significant change to sustain the rigorous experimental challenges due to the increased luminosity and readout rate. The microstrip sensors will be replaced 200 µm thick pixel sensors having 55 × 55 µm 2 pixels. The pixel sensors will be bump-bonded to 3 VeloPix ASICs [6] , each having dimensions ∼16×14 mm 2 . The sensors were chosen on the basis of testbeam studies reported in [7, 8] . The upgrade module (shown in Figure 3 ) consists of a 500 µm thick Si microchannel substrate supported by carbon-fibre legs and midplate. CO 2 coolant circulates through the microchannels to cool down the modules. Cooling pipes route the CO 2 coolant to and from the cooling connector that is soldered to the substrate. The microchannel substrate also provides mechanical support to the different components. Two bump-bonded sensors are attached on either side of the substrate in L shaped geometry with a slight overlap between them. Kapton hybrids consisting of discrete electronics and the GBTx chip [9] for control, power, bias and readout are also glued to the module. The z position of the modules were reoptimised based on simulation studies [10] that uses the criteria that 99% tracks should pass through at least 4 active sensors. The detector will consist of 52 modules positioned much closer to the beam (at R=5.1mm) and enclosed within a thinner (250 µm) RF foil. The design and thickness of RF foil were reoptimised for the upgrade. The module is thin and lightweight but must be strong enough to withstand high pressure, mechanical stress, sudden thermal shocks and repeated thermal cycling expected during its transport and operation. Pressure tests (of more than 1 hour at 186 bar) and thermal cycles were done to confirm this. The distortions due to stress and thermal cycling should be minimal. Simulation studies and tests indicate that these will be within acceptable limits. Table 1 lists the major changes for the upgrade. The performance of VELO upgrade is simulated and is compared with the current VELO. The simulations use the nominal upgrade luminosity of 2 × 10 33 cm −2 sec −1 . Simulations estimate that the tracking efficiency will be much higher in the upgrade. The IP resolution will also be significantly improved, particularly for tracks with low transverse momentum. The findings are summarised in [11] . 
Silicon Sensors
For the upgrade, 200 µm thick n-on-p Si pixel sensors from Hamamatsu were chosen. Each sensor has an active area of 42.57 × 14.08 mm 2 and consist of 196608 (3 ×256 × 256) pixels. It consists of 55 × 55 µm 2 pixels with elongated pixels in 2 regions to allow gaps between the ASICs. A series of beamtests [7, 8] were done at CERN SPS testbeam using Timepix3 telescope [12] to select the sensor on the basis of sensor technology, dopant type, thickness, edge distances, guard ring designs, implant size and the readout electronics. Prototype pixel sensors from two vendors (Hamamatsu and Micron) were tested upto full fluence irradiation (8 × 10 15 MeV neq/cm 2 ). Testbeam results shows that the irradiated sensors satisfy the desired charge collection criteria, can function with a bias voltage of upto 1000 V and still retain a hit efficiency of 99%. Results and plots are available in [7, 8] .
Cooling
The increased luminosity and the close proximity of the sensors to the beam will lead to an increase in the hit occupancy in the sensor and greater power consumption in the front-end ASICs necessitating a highly efficient cooling. The part of the Si sensors close to the beam is most vulnerable to radiation damage. The coolant and the cooling structure should be of minimal material
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The LHCb VELO Upgrade budget. Further, it must be able to maintain all regions of Si sensors below -20 • C and dissipate anticipated 28 W power, throughout the lifetime of the experiment to minimize the chances of thermal runaway. Microchannel technology and Si substrate is chosen after dedicated studies [13] . Modules will be cooled by circulating evaporative CO 2 through miniature channels etched within the Si substrate [13] . The CO 2 connector with the welded pipes are soldered to the microchannel substrate. The inlet fans out to a series of parallel microchannels which routes the coolant directly under the site of the heat sources (the GBTx chip and the VeloPix ASICs) to minimise the temperature gradient across the module. The microchannels form a restriction region of higher pressure near the inlet, followed by a transition region where the channels widen from 60 µm × 60 µm to 120 µm × 120 µm stimulating boiling of the CO 2 . These restrictions are essential to equalise the flow and to prevent coupling between the channels. The expected pressure drop over the substrate is 4-5 bar. The microchannel layout is optimised in terms of structural integrity, cooling and pressure performance requirements. Prototype microchannel substrate assemblies are quality assured by simulteneous thermal cycles and pressure tests upto 186 bar.
RF Foil
The RF foil shields the front-end electronics from RF frequency pick-up from beam currents and the beam from module outgassing. The foil is milled from a AlMg 3 block with its thickness aimed to be 250 µm. It is aimed to place the foil as close to the beam as possible so as to enable closer placement of the sensors. The foil should be able to withstand radiation doses of up to 1000 MRad. The shape and thickness of the RF foil has changed substantially to accomodate the upgraded sensors. The first RF box prototype has been milled with a mechanical positioning accuracy < 100 microns and thickness uniformity of 100 microns.
VELO Electronics Architecture
The higher luminosity and closer proximity of the sensors to the beam will lead to higher hit occupancy in the sensors. The innermost ASIC will see an average 8.5 tracks per bunch crossing at the nominal upgrade luminosity. The VeloPix readout chips [6] used for the upgrade is based on TimePix3 ASIC [14] , and has a binary, data driven readout. It consists of a 256 × 256 pixels having pixel dimensions 55 × 55 µm 2 to match the sensor. The binary hit information is time stamped, addressed and read-out as SuperPixel (SP) packets (group of 2 × 4 pixels) to reduce the output bandwidth by ∼ 30 % over standard pixel readout. Each time a pixel within the SP packet records a signal above the threshold, a hit packet is generated and propagated along the column shift register to the end of column logic. The hit packet contains the address, the hit pattern and the bunch ID number of the SP. The readout varies as a function of SP hit position. Hits closer to the beam take longer to reach the end-of-column readout logic. Further, the hits will be disordered in time. Figure 4 shows the block diagram of VeloPix. The ASICs are wirebonded to the front-end ASICs. The hit packets from all columns are collected and serialised into four high speed serial links running at 5.12 Gbit/sec. The data links pass through the vacuum feedthrough to the OPB board which converts the electrical signals to optical signals and sends them to the PCIe40 board [15] . The PCIe40 board is a generic readout board for the LHCb upgrade. Its firmware is described in [17] . The GBTx hybrid provides clock, control
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The LHCb VELO Upgrade Deepanwita Dutta and configuration information to the VeloPix ASICs and also reads back monitoring information from the ASICs. The electrical links and power cables should be flexible enough to absorb the stress due to motion of the module halves during each LHC fill. The complete electronic chain is shown in Figure 5 . 
Current Status
Prototype modules are being assembled precisely with the help of various jigs. The jigs are themselves machined to a precision of few tens of microns. Modules are surveyed with the smartscope to check the planarity of the module. Tiles, hybrids and all electronic components are also checked for flatness, residue, damage, bad solder quality, etc. The planarity of the substrate is within ∼10-15 microns. Small non-uniformity can be accomodated within the glue layers. The aligment precisions of tiles and hybrids are measured to be within ∼20 microns and ∼50 microns respectively. Wirebonds are being optimized by pull testing on dummy modules. The bond strength measured on the test prototypes averages near the desired 8g pull force. Further optimizations are going on. First few prototype electrical modules have been assembled and tested at the production sites and at CERN SPS testbeam [18] . At the assembly sites, the module with the complete readout chain and cabling is placed in vacuum, powered and cooled down upto -30 • C. Communication between the readout ASICs and the MiniDAQ directly and via GBTx is checked by sending test signals and random binary sequence. ECS lines are tested using equalization and noise scans. TFC is tested using TFC commands. Quality of the sensors and ASICs are checked by measuring IV curves, noise maps and threshold scans. Distortions in the module due to temperature variations is monitored with displacement sensors connected to the test module frame. The hybrid temperature and voltages on the sensors and ASICs were monitored. Three such prototype modules were arranged in a line and tested with 120 GeV pion beam at CERN SPS beam facility. The beam was incident perpendicular to the sensor. Data is readout. This allowed a complete test of the DAQ and the software chain with real data. Figure 6 shows the beam hitmap in an ASIC lying on the first module layer. The beam spot can be clearly seen in the ASIC. 
Summary and Conclusions
The VELO will undergo significant improvement to operate at the high luminosity environment during Run-3. The upgraded VELO will be commissioned during the current shutdown LS2. The assembly and testing of prototype modules is currently ongoing and is progressing well. The alignment precision of the module components are well within desired precision. Wirebonding is being optimised. First few electrical prototype modules were successfully tested at the testbeam. Further analysis is ongoing. Few more prototypes will be built in the coming weeks before we start assembling the Grade A modules.
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